home *** CD-ROM | disk | FTP | other *** search
/ Developer CD Series 2000…tember: Reference Library / Dev.CD Sep 00 RL Disk 1.toast / mac / Technical Documentation / Macintosh Technotes and Q&As / technotes / hw / images / hw_12_table3.gif < prev    next >
Graphics Interchange Format  |  1997-12-10  |  7.9 KB  |  376x485  |  1-bit (2 colors)  |  [GIFf/JVWR]
   ocr: Mnemonic Description nc No connection GND Logic ground DO-D15 Unbuffered data bus, bits 0 through 15 Al-AZ3 Unbuffered address bus, bits 1 through 23 16M 16 MHz clock EXT.DTACK Extemal data transfer acknowledge. This signal is an input to the processor logic glue. Asserton delays exteral generation of the DTACK signal. E E (enable) clock BERR Bus emor signal generated whenever TAS remains low for more than about 250 us IPLO-IPL2 Input pnonty level lines 0 through 2. SYS.RST Initiates a system reset. SYS.PWR A signal from the Power Manager indicating that associated curcuts should til-state the ...